



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/680,963	10/06/2000	Tetsuo Yamada	P107317-00017	1445	
7590 12/15/2005 Arent Fox Kintner Plotkin & Kah PLLC 1050 Connecticut Avenue NW Suite 600 Washington, DC 20036-5339			EXAMINER		
			JONES, HEATHER R		
			ART UNIT	PAPER NUMBER	
			2616	2616	
			DATE MAILED: 12/15/2005	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Appl	licant(s)			
Office Action Summary		09/680,963	YAM	YAMADA, TETSUO			
		Examiner	Art U	Jnit			
		Heather R. Jones	2616				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
WHI(- Exte after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS CON 36(a). In no event, however vill apply and will expire Son, cause the application to least the second control of the	MMUNICATION. er, may a reply be timely filed X (6) MONTHS from the mail become ABANDONED (35 U	I ling date of this communication.			
Status							
1)⊠	Responsive to communication(s) filed on <u>12 October 2005</u> .						
,—)☐ This action is FINAL . 2b)⊠ This action is non-final.						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)⊠ 6)⊠ 7)□							
Annlicat	ion Papers						
	The specification is objected to by the Examine	r					
	The drawing(s) filed on <u>06 October 2000 and 1</u>		a)⊠ accepted or b	o) objected to by the			
11)	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority ι	under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
Attach	*/~)						
	e of References Cited (PTO-892)	4) 🗌 Ir	sterview Summary (PTO-4	¥13)			
2) 🔲 Notic 3) 🔯 Infor	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 11/10/2005.	5) <u> </u>	aper No(s)/Mail Date otice of Informal Patent A ther:	· ·			

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 1-3 and 15-17 have been considered but are most in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claim1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 1 recites "a first pulse signal train for n-phase (n being an odd integer larger than 1)" and "a second pulse signal train for (n+1)-phase (n being an even integer)". N cannot be an odd integer and an even integer at the same time. Therefore, the Examiner is interpreting these statements to mean that the n-phase is an odd phase and that the (n+1)-phase is an even phase.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2616

5. Claims 1-3 and 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art in view of Ishigami et al. (U.S. Patent 6,452,634) in view of Kozuki et al. (U.S. Patent 5,317,455).

Regarding claim 1, the admitted prior art discloses in Figs. 15A and 15B a charge transfer device comprising: a semiconductor substrate (101); a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer (105); and a plurality of charge transfer electrodes formed near above the charge transfer path (121). However, the prior art fails to teach a first pulse signal generator circuit for applying a either a first pulse signal train for n-phase (n being an odd integer larger than 1) driving of charges in the charge transfer path to the charge transfer electrodes or a second pulse signal train for (n + 1)-phase ((n+1) being an even integer) driving of charges in the charge transfer path to the charge transfer electrodes.

Referring to the Ishigami et al. reference, Ishigami et al. discloses in Fig. 17 a charge transfer device comprising a first pulse signal generator circuit for applying either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in the charge transfer path to the charge transfer electrodes or a second pulse signal train for (n + 1)-phase driving of charges in the charge transfer path to the charge transfer electrodes (paragraphs [0136]-[0139] and [0147]-[0149]: n-phase being 2 and (n + 1)-phase being 3).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teaching of using a first

signal generator for applying a first or second pulse signal train to the charge transfer electrodes as taught by Ishigami et al. with the charge transfer device as disclosed by the admitted prior art in order to provide a charge transfer device which can reduce an output period without changing a drive frequency. However the admitted prior art in view of Ishigami et al. does not disclose the first pulse signal train being an n-phase system, where n is an odd integer larger than 1, or the second pulse being an (n+1)-phase system, where (n+1) is an even integer.

Referring to the Kozuki et al. reference, Kozuki et al. discloses that there are several different phases that can be used in charge transfer methods.

Therefore, an n-phase, where n is an odd integer larger than 1, or a (n+1)-phase system, where (n+1) is an even integer would be included.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used any phase drive for charge transfer as taught by Kozuki et al. and combined that teaching with the admitted prior art in view of Ishigami et al. in order to be able to switch between any two phases that are desirable to the user, including an n-phase system, where n is an odd integer larger than 1, or the second pulse being an (n+1)-phase system, where (n+1) is an even integer.

Regarding claim **2**, the admitted prior art discloses in Figs. 15A and 15B a charge transfer device comprising: a semiconductor substrate (101); a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer (105); and a plurality of charge transfer

Art Unit: 2616

electrodes formed near above the charge transfer path (121). However, the prior art fails to teach a second pulse signal generator circuit for applying either a first pulse signal train for n-phase driving (n being an odd integer larger than 1) of charges in the charge transfer path to the charge transfer electrodes or a third pulse signal train for (n x m)-phase driving ((n x m) being an odd integer larger than 1) of charges in the charge transfer path to the charge transfer electrodes.

Referring to the Ishigami et al. reference, Ishigami et al. discloses in Fig. 10 a charge transfer device comprising a second pulse signal generator circuit for applying either a first pulse signal train for n-phase driving (n being an integer larger than 1) of charges in the charge transfer path to the charge transfer electrodes or a third pulse signal train for (n x m)-phase driving ((n x m) being an integer larger than 1) of charges in the charge transfer path to the charge transfer electrodes (paragraphs [0077], [0078], [0083], and [0084]: n-phase being 2 and (n x m)-phase being 4).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teaching of Ishigami et al. with the charge transfer device of the admitted prior art in order to decrease power consumption and increase the maximum transfer quantity of signal charges. However the admitted prior art in view of Ishigami et al. does not disclose the first pulse signal train being an n-phase system, where n is an odd integer larger than 1, or the second pulse being an (n x m)-phase system, where (n x m) is an odd integer larger than 1.

Referring to the Kozuki et al. reference, Kozuki et al. discloses that there are several different phases that can be used in charge transfer methods.

Therefore, an n-phase, where n is an odd integer larger than 1, or a (n x m)-phase system, where (n x m) is an odd integer larger than 1 would be included.

Page 6

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used any phase drive for charge transfer as taught by Kozuki et al. and combined that teaching with the admitted prior art in view of Ishigami et al. in order to be able to switch between any two phases that are desirable to the user, including an n-phase system, where n is an odd integer larger than 1, or the second pulse being an (n x m)-phase system, where (n x m) is an odd integer larger than 1.

Regarding claim 3, the admitted prior art discloses in Figs. 15A and 15B a charge transfer device comprising: a semiconductor substrate (101); a charge transfer path formed in the semiconductor substrate and made of a first conductivity type semiconductor layer (105), the charge transfer path having first barrier layers having a high potential and first well layers having a low potential, disposed alternately (Fig. 15A, t1); a plurality of first and second charge transfer electrodes alternately formed near above the first barrier layers and first well layers of the charge transfer device (121 and Fig. 17); and a plurality of charge transfer electrode pairs each having adjacent first and second two charge transfer electrodes connected together (Fig. 17). However, the prior art fails to disclose a third pulse signal generator circuit for applying either a fourth pulse

signal train of two-phase for 2-phase non-complementary driving of charges in the charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-pulse non-complementary driving or more of charges in the charge transfer path to the charge transfer electrode pairs.

Referring to the Ishigami et al. reference, Ishigami et al. discloses a charge transfer device comprising a third pulse signal generator circuit for applying either a fourth pulse signal train of two-phase for 2-phase driving of charges in the charge transfer path to two charge transfer electrode pairs or a fifth pulse signal train for 2k-phase driving or more of charges in the charge transfer path to the charge transfer electrode pairs (paragraphs [0077], [0078], [0083], and [0084]; col. 8, lines 16-20: 2-phase being 2 and 2k-phase being 4).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined the teaching of Ishigami et al. with the charge transfer device of the admitted prior art in order to decrease power consumption and increase the maximum transfer quantity of signal charges. However the admitted prior art in view of Ishigami et al. does not disclose the first pulse signal train being a 2-phase non-complementary system, or the second pulse being a 2k-phase non-complementary system.

Referring to the Kozuki et al. reference, Kozuki et al. discloses that there are several different phases that can be used in charge transfer methods.

Therefore, a 2-phase non-complementary, or a 2k-phase non-complementary system would be included.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used any phase drive for charge transfer as taught by Kozuki et al. and combined that teaching with the admitted prior art in view of Ishigami et al. in order to be able to switch between any two phases that are desirable to the user, including a 2-phase non-complementary system, or the second pulse being a 2k-phase non-complementary system.

Regarding claim **15**, the admitted prior art in view of Ishigami et al. in view of Kozuki et al. discloses all the limitations as previously discussed with respect to claim 1 as well as Ishigami et al. further disclosing in Fig. 17 a charge transfer device wherein the charge transfer path is a horizontal charge transfer path and the first pulse signal generator circuit applies either a first pulse signal train for n-phase (n being an integer larger than 1) driving of charges in the horizontal charge transfer path or a second pulse signal train for (n + 1)-phase driving of charges in the horizontal charge transfer path (paragraphs [0136]-[0139] and [0147]-[0149]: n-phase being 2 and (n + 1)-phase being 3).

Regarding claim **16**, the admitted prior art in view of Ishigami et al. in view of Kozuki et al. discloses all the limitations as previously discussed with respect to claim 2 as well as Ishigami et al. further disclosing in Fig. 10 a charge transfer device wherein the charge transfer path is a horizontal charge transfer path and the second pulse signal generator circuit applies either a first pulse signal train for n-phase driving (n being an integer larger than 1) of charges in the horizontal charge transfer path or a third pulse signal train for (n x m)-phase driving (m

Application/Control Number: 09/680,963

Art Unit: 2616

being an integer larger than 1) of charges in the horizontal charge transfer path (paragraphs [0077], [0078], [0083], and [0084]: n-phase being 2 and (n x m)phase being 4).

Regarding claim 17, the admitted prior art in view of Ishigami et al. in view of Kozuki et al. discloses all the limitations as previously discussed with respect to claim 3 as well as Ishigami et al. further disclosing a charge transfer device wherein the charge transfer path is a horizontal charge transfer path and the third pulse signal generator circuit applies either a fourth pulse signal train of twophase for 2-phase driving of charges in the horizontal charge transfer path or a fifth pulse signal train for 2k-phase driving or more of charges in the horizontal charge transfer path (paragraphs [0077], [0078], [0083], and [0084]; col. 8, lines 16-20: 2-phase being 2 and 2k-phase being 4).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Heather R. Jones whose telephone number is 571-272-7368. The examiner can normally be reached on Mon. - Thurs.: 7:00 am - 4:30 pm, and every other Fri.: 7:00 am - 3:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, James Groody can be reached on 571-272-7950. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/680,963 Page 10

Art Unit: 2616

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Heather R Jones Examiner Art Unit 2616

HRJ December 10, 2005

James J. Groody
Supervisory Patent Examiner
Art Unit-262 266